ABSTRACT OF THE DISCLOSURE

prediction apparatus that employs branch to predict return call/return stacks addresses in microprocessor. The apparatus includes a first call/return stack that provides a speculative return address based upon return instruction hit in a speculative branch target address cache (BTAC) of an instruction cache fetch address prior to decoding of the instruction to know whether it is actually a return instruction. The speculative return provided early in the pipeline address is and microprocessor speculatively branches to the speculative address. Later in the pipeline, return а call/return stack provides a non-speculative return address after the instruction is decoded and verified to be a return instruction. A comparator compares the speculative non-speculative return addresses, and if and addresses mismatch, the microprocessor branches to the nonspeculative return address.